



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER OF PATENTS AND TRADEMARKS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

| APPLICATION NO. | FILING DATE | FIRST NAMED INVENTOR | ATTORNEY DOCKET NO. | CONFIRMATION NO. |
|-----------------|-------------|----------------------|---------------------|------------------|
| 09/993,015 | 11/05/2001 | David M. Weber | 01-379 | 6514 |

7590 05/22/2003

LSI Logic Corporation
Corporate Legal Department
Intellectual Property Services Group
1551 McCarthy Boulevard, M/S D-106
Milpitas, CA 95035

EXAMINER

NGUYEN, VINH P

| ART UNIT | PAPER NUMBER |
|----------|--------------|
|----------|--------------|

2829

DATE MAILED: 05/22/2003

Please find below and/or attached an Office communication concerning this application or proceeding.

Office Action Summary

Application No.

09/993,015

Applicant(s)

WEBER, DAVID M

Examiner

VINH P NGUYEN

Art Unit

2829

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133).
- Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on 11/08/01.
- 2a) ☐ This action is **FINAL**. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 1-36 is/are pending in the application.
- 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
- 5) ☐ Claim(s) _____ is/are allowed.
- 6) ☒ Claim(s) 1-36 is/are rejected.
- 7) ☐ Claim(s) _____ is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on _____ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.
- Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
- 11) ☐ The proposed drawing correction filed on _____ is: a) ☐ approved b) ☐ disapproved by the Examiner.
- If approved, corrected drawings are required in reply to this Office action.
- 12) ☐ The oath or declaration is objected to by the Examiner.

Priority under 35 U.S.C. §§ 119 and 120

- 13) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some * c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
2. ☐ Certified copies of the priority documents have been received in Application No. _____.
3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).
- * See the attached detailed Office action for a list of the certified copies not received.
- 14) ☐ Acknowledgment is made of a claim for domestic priority under 35 U.S.C. § 119(e) (to a provisional application).
- a) ☐ The translation of the foreign language provisional application has been received.
- 15) ☐ Acknowledgment is made of a claim for domestic priority under 35 U.S.C. §§ 120 and/or 121.

Attachment(s)

- 1) ☒ Notice of References Cited (PTO-892)
- 2) ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948)
- 3) ☒ Information Disclosure Statement(s) (PTO-1449) Paper No(s) 4
- 4) ☐ Interview Summary (PTO-413) Paper No(s) _____
- 5) ☐ Notice of Informal Patent Application (PTO-152)
- 6) ☐ Other: _____

1. The abstract of the disclosure is objected to because legal phraseology such as "The present invention" is used. Correction is required. See MPEP § 608.01(b).
2. The title of the invention is not descriptive. A new title is required that is clearly indicative of the invention to which the claims are directed.
3. Claims 1-15 and 25-32 are rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention.

In claim 1, it is unclear what "one of semiconductor" and "an integrated circuit" represent. Are they shown in any of drawings?

In claim 6, the term "the active circuit element" has not been recited previously, therefore this term is indefinite.

In claim 7, it is unclear what is meant by "one of a field effect transistor and a bipolar transistor". Should it be "a field effect transistor or a bipolar transistor"?

In claim 10, it appears that the passive circuit component is one of a resistor, a diode, a capacitor and an inductor" is not qualified as a visible circuit component because one of these component can not changes its appearance.

In claim 11, it is unclear how the test circuit is interrelated and associated with the visible circuit component and "one of semiconductor and an integrated circuit" in claim 1.

In claim 13, it is unclear what "a result of the apparatus's operating ..." represents and how this result is obtained.

In claim 25, it is unclear what "means for initiating a first self test of a first electronic device", detecting a failure of the first self test and responsive to detecting the failure, making a visible component on the first electronic device change its appearance" represents. Is it shown in any of drawings?

In claim 27, it is unclear what "additional means for initiating a second self test ..." represents. Is it shown in any of drawings?

In claim 29, it is unclear what has been claimed. Is it a product claim or a method step claim?

The dependent claims not specifically address share the same indefiniteness as they depend from rejected base claims.

4. Claims 1-36 are rejected under 35 U.S.C. 112, first paragraph, as containing subject matter which was not described in the specification in such a way as to enable one skilled in the art to which it pertains, or with which it is most nearly connected, to make and/or use the invention.

It is unclear from the specification how figures 4, 5, 7, 8, 9 are interconnected and associated with each other. Therefore the operation of these figures are not well understood.

5. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

6. Claims 1-7 are rejected under 35 U.S.C. 102(b) as being anticipated by Tomita (pat # 5,270,655).

As to claims 1-3, Tomita discloses in figure 3 a semiconductor apparatus having a visible circuit components (38) and a plurality of integrated circuits (32,33,34,35).

As to claims 4-5, it appears that the circuit component is an active circuit component

As to claim 6, it appears that the active circuit element is a transistor

As to claim 7, it appears that the transistor is a field effective transistor.

7. Claims 16-17,25,29 and 32 (insofar as understood) are rejected under 35 U.S.C. 102(b) as being anticipated by Tomita (pat # 5,270,655).

As to claim 16, Tomita discloses in figure 3 a semiconductor apparatus having a test circuitry (38) and a plurality of similar circuit components (integrated circuits (32,33,34,35)). It appears that each of the circuit components connected to testing circuitry (38). According to Tomita, the input/output pads of each of the circuit components are tested concurrently by the test circuitry (38) (see column 7, lines 23-42) and this test circuitry (38) would indicate if there are some defects by lighting up the LED (see column 7, lines 23-42).

As to claim 17, it appears that the circuit components connected to the test circuitry (38) and this circuitry (38) includes a visible subcomponent (LED).

As to claims 25,29 and 32, according to Tomita, the input/output pads of each of the circuit components are tested concurrently by the test circuitry (38) and his device would perform the method steps of this instant claim (see column 7, lines 23-42).

8. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

9. Claims 1-5,8,11-13, 25-26,28-29-30,33-34,36 are rejected under 35 U.S.C. 102(b) as being anticipated by Dukes et al (pat # 5,570,035).

As to claims 1-3,25-26,28-29 and 33, Dukes et al disclose in figure 2 an apparatus having at least one integrated circuit (34,36,38,40) and a visible circuit component (26) associated with one of the integrated circuit (34,36,38,40).

As to claims 4 and 26, Duke et al also suggest in figure 3B that a fuse is used as a visible circuit component and this component changes its appearance when it is burnt out.

As to claim 5, it appears that the fuse is an active circuit component when there is a current flowing through.

As to claims 8,30 and 34, it appears that the fuse is a passive circuit component when is burnt.

As to claims 11 and 36, Dukes et al disclose a built-in self test circuit (50).


As to claims 12-13, it is well known that the test circuit (50) generates a test pattern and monitors a result of the apparatus operating in response to the test pattern and compares the result to a signature and calculates the signature as a function of the test pattern.

10. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.

Shacham et al (Pat # 6,060,897) disclose testability method for modularized integrated circuits.

11. Any inquiry concerning this communication or earlier communications from the examiner should be directed to VINH P. NGUYEN whose telephone number is (703) 305-4914.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the Group receptionist whose telephone number is (703) 305-4900.


VINH P. NGUYEN
PRIMARY EXAMINER
ART UNIT 2829
05/15/03